Maybe it'd be more interesting to think of it like an FPGA that can run a Verilog JIT compiler and reprogram itself when damage occurs or new information changes priorities?